

are connected in a single-pole double-throw configuration. All six channels are "OFF" when a logic 1 is present at the inhibit input.

These devices are supplied in a 16-lead dual-in-line ceramic package (CD4051AD, CD4052AD, and CD4053AD), a 16-lead dual-in-line plastic package (CD4051AE, CD4052AE, and CD4053AE), or a 16-lead flat pack (CD4051AK, CD4052AK, and CD4053AK).

Maximum Ratings, Absolute Maximum Values

Storage-Temperature Range	-65°C to +150°C
Operating-Temperature Range	
Ceramic Packages	-55°C to +125°C
Plastic Packages	-40°C to +85°C
Dissipation Per Package	200 mW
DC Supply Voltages	
V _{DD} - V _{SS}	-0.5 to +15 V
V _{DD} - V _{EE}	-0.5 to +15 V
Channel Current	±50 mA

Maximum Ratings, (cont'd)

Digital Control Inputs	V _{SS} ≤ V _I ≤ V _{DD}
Analog Inputs	V _{EE} ≤ V _I ≤ V _{DD}
Minimum Recommended Power Supply Voltages	
V _{DD} - V _{SS}	3 V
V _{DD} - V _{EE}	3 V
Lead Temperature (During soldering)	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm)	
from case for 10 seconds max.	265°C

ELECTRICAL CHARACTERISTICS @ T_A = 25°C

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	TYPICAL VALUES	UNITS	
Quiescent Device Dissipation Per Package	P _D	V _{DD} = +10 V, V _{SS} = 0 V, V _{EE} = 0 V or V _{DD} = +5 V, V _{SS} = 0 V, V _{EE} = -5 V All Digital Combinations On The Address Inputs (Note 1), All Analog Inputs V _{EE} ≤ V _I ≤ V _{DD}	0.1	μW	
Channel "ON"-Resistance	R _{ON}	V _{DD} - V _{EE} = 15 V (i.e., V _{DD} = +5 V, V _{SS} = 0 V, V _{EE} = -10 V) Channel Selection see Note 1; V _{EE} ≤ V _I ≤ V _{DD}	50	Ω	
		V _{DD} - V _{EE} = 10 V (i.e., V _{DD} = +5 V, V _{SS} = 0 V, V _{EE} = -5 V)	120		
Channel Δ "ON"-Resistance Between Any 2 Channels	ΔR _{ON}	V _{DD} - V _{EE} = 15 V (i.e., V _{DD} = +5 V, V _{SS} = 0 V, V _{EE} = -10 V)	5	Ω	
		V _{DD} - V _{EE} = 10 V (i.e., V _{DD} = +5 V, V _{SS} = 0 V, V _{EE} = -5 V)	10		
Leakage Current: Any Channel (Channel OFF)		V _{DD} = +5 V, V _{SS} = 0 V, V _{EE} = -5 V, V _{EE} ≤ V _I ≤ V _{DD}	±10	pA	
Leakage Current: Common (All Channels OFF)		V _{DD} = +5 V, V _{SS} = 0 V, V _{EE} = -5 V Inhibit = +5 V	CD4051A	±80	pA
			CD4052A	±40	
			CD4053A	±20	
Average Input Capacitance	C _I	V _{DD} = +5 V, V _{SS} = 0 V, V _{EE} = -5 V Channel OFF	6	pF	
Average Output Capacitance	C _O	V _{DD} = +5 V, V _{SS} = 0 V, V _{EE} = -5 V Inhibit = +5 V	CD4051A	30	pF
			CD4052A	18	
			CD4053A	10	
Turn-on Propagation Delay	t _{pd}	V _{DD} = +5 V, V _{SS} = 0 V, V _{EE} = -5 V	200	ns	
Address Input Resistance	R _I		10 ¹¹	Ω	

NOTE 1: Positive Address - Logic: "0" = V_{SS}, "1" = V_{DD}
i.e., for CD4051A: C = 1, B = 1, A = 0, Inhibit = 0, turns ON CHANNEL 6




Fig. 1—Functional diagram, CD4051A.




Fig. 2—Functional diagram, CD4052A.





Fig. 3—Functional diagram, CD4053A.

TRUTH TABLE

INPUT STATES				"ON" CHANNELS		
INHIBIT	C	B	A	CD4051A	CD4052A	CD4053A
0	0	0	0	0	0x, 0y	A0, B0, C0
0	0	0	1	1	1x, 1y	A1, B0, C0
0	0	1	0	2	2x, 2y	A0, B1, C0
0	0	1	1	3	3x, 3y	A1, B1, C0
0	1	0	0	4		A0, B0, C1
0	1	0	1	5		A1, B0, C1
0	1	1	0	6		A0, B1, C1
0	1	1	1	7		A1, B1, C1
1	*	*	*	NONE	NONE	NONE

* = Don't care condition



92CS-20088

The ADDRESS (digital-control inputs) and INHIBIT logic levels are "0" = VSS and "1" = VDD. The analog signal (through the TG) may swing from VEE to VDD.

Fig.4—Typical bias voltages.

Type	Package	JEDEC Dimensional Outline
CD4051AD, CD4052AD, CD4053AD	16-Lead Dual-In-Line Ceramic	MO-001-AE
CD4051AE, CD4052AE, CD4053AE	16-Lead Dual-In-Line Plastic	MO-001-AC
CD4051AK, CD4052AK, CD4053AK	16-Lead Ceramic Flat Pack	MO-004-AG