

Available Q2, 1995

Dual 4-Bit Shift Register

DV74HC4015

This device is comprised of two identical, independent 4-State serial-input/parallel-output registers. Each register has independent Clock and Reset inputs with a single serial Data input. The register states are type D master-slave flip-flops. Data is shifted from one stage to the next during the positive-going clock transition. Each register can be cleared when a high level is applied on the Reset line.




N Suffix
Plastic DIP
AVG-003 Case

D Suffix
Plastic SOP
AVG-004 Case

4015

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μ A
- DC, AC parameters guaranteed from -55°C to 125°C

PIN ASSIGNMENT



TRUTH TABLE

C	D ₀	R	Q ₀	Q _n
↑	0	0	0	Q _{n-1}
↑	1	0	1	Q _{n-1}
↓	X	0	No Change	No Change
X	X	1	0	0

Q_n=Q₀, Q₁, Q₂, OR Q₃, as applicable
 Q_{n-1}=Output of prior stage
 ↑ = Low to High Transition
 ↓ = High to Low Transition
 X=Don't Care

ABSOLUTE MAXIMUM RATINGS

Maximum ratings are those values beyond which damage to the device may occur.

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{IN}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
I _{IN}	DC Input Current, per Pin	± 20	mA
I _{OUT}	DC Output Current, per Pin	± 25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	± 50	mA
P _D	Power Dissipation in Still Air, Plastic DIP SOP Package	750 500	mW
T _{STG}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1mm from Case for 10 Seconds (Plastic DIP or SOP Package)	260	°C

GUARANTEED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	Ambient Temperature	-55	+125	°C

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	V _{CC} V	Guaranteed Limits			Unit
				25°C to -55°C	≤85°C	≤125°C	
V _{IH}	Minimum High-Level Input Voltage	V _{OUT} =0.1 V, I _{OUT} ≤20μA or V _{OUT} = V _{CC} -0.1V	2.0	1.5	1.5	1.5	V
			4.5	3.15	3.15	3.15	
			6.0	4.2	4.2	4.2	
V _{IL}	Maximum Low- Level Input Voltage	V _{OUT} =0.1 V, I _{OUT} ≤20μA or V _{OUT} = V _{CC} -0.1V	2.0	0.3	0.3	0.3	V
			4.5	0.9	0.9	0.9	
			6.0	1.2	1.2	1.2	
V _{OH}	Minimum High-Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20 μA	2.0	1.9	1.9	1.9	V
			4.5	4.4	4.4	4.4	
		V _{IN} = V _{IH} or V _{IL} , I _{OUT} ≤ 4.0mA I _{OUT} ≤ 5.2 mA	4.5	3.98	3.84	3.7	
			6.0	5.48	5.34	5.2	
V _{OL}	Maximum Low Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20 μA	2.0	0.1	0.1	0.1	V
			4.5	0.1	0.1	0.1	
		V _{IN} = V _{IH} or V _{IL} , I _{OUT} ≤ 4.0mA I _{OUT} ≤ 5.2 mA	4.5	0.26	0.33	0.40	
			6.0	0.26	0.33	0.40	
I _{IN}	Maximum Input Leakage Current	V _{IN} = V _{CC} or GND	6.0	± 0.1	± 1.0	± 1.0	μA
I _{CC}	Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND, I _{OUT} ≤ 0 μA (Per Package)	6.0	8.0	80	160	μA

AC ELECTRICAL CHARACTERISTICS over full operating conditions (C_L=50pF, Input t_f=t_r=6ns)



Symbol	Parameter	V _{CC} V	Guaranteed Limit			Unit
			25°C to -55°C	≤85°C	≤125°C	
f _{max}	Maximum Clock Frequency (50% Duty Cycle)	2.0	6.0	4.8	4.0	MHz
		4.5	30	24	20	
		6.0	35	28	24	
t _{PLH} , t _{PHL}	Maximum Propagation Delay Time, Clock to Q	2.0	175	220	265	ns
		4.5	35	44	53	
		6.0	30	37	45	
t _{PHL}	Maximum Propagation Delay Time, Reset to Q	2.0	205	255	310	ns
		4.5	41	51	62	
		6.0	35	43	53	
t _{TLH} , t _{THL}	Maximum Output Transition Time Any Output	2.0	75	95	110	ns
		4.5	15	19	22	
		6.0	13	16	19	
C _{IN}	Maximum Input Capacitance	—	10	10	10	pF

C _{PD}	Power Dissipation Capacitance (Per Flip-Flop) Used to determine the no-load dynamic power consumption P _D = C _{PD} V _{CC} ² f + I _{CC} V _{CC}	Typical @ 25°C, V _{CC} = 5 V			pF
		140			

TIMING REQUIREMENTS (Input $t_r=t_f=6.0ns$)

Symbol	Parameter	Vcc V	Guaranteed Limit			Unit
			25°C to -55°C	≤85°C	≤125°C	
t_{su}	Minimum Setup Time, D1 or D2 to Clock	2.0	50	65	75	ns
		4.5	10	13	15	
		6.0	9	11	13	
t_h	Minimum hold time, Clock to D1 or D2	2.0	5	5	5	ns
		4.5	5	5	5	
		6.0	5	5	5	
t_{rec}	Minimum Recovery Time, Reset Inactive to Clock	2.0	5	5	5	ns
		4.5	5	5	5	
		6.0	5	5	5	
t_w	Minimum Pulse Width, Clock	2.0	80	100	120	ns
		4.5	16	20	24	
		6.0	14	17	20	
t_w	Minimum Pulse Width, Reset	2.0	80	100	120	ns
		4.5	16	20	24	
		6.0	14	17	20	

SWITCHING WAVEFORMS



Input and Output Threshold Voltage: $V_T = 50\% V_{CC}$ for HC, 1.3V for HCT, $V_H = V_{CC}$ for HC, 3V for HCT