

**IN74HC4052A**

## Analog Multiplexer/Demultiplexer

### High-Performance Silicon-Gate CMOS

The IN74HC4052A utilises silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from  $V_{CC}$  to  $V_{EE}$ ).


The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is high, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LS/ALS TTL outputs.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range ( $V_{CC}-V_{EE}$ ) = 2.0 to 12.0 V
- Digital (Control) Power Supply Range ( $V_{CC}-GND$ ) = 2.0 to 6.0 V
- Low Noise

### LOGIC DIAGRAM


Double-Pole, 4-Position  
Plus Common Off



PIN 16 =  $V_{CC}$

PIN 7 =  $V_{EE}$

PIN 8 = GND




### ORDERING INFORMATION

<b>IN74HC4052AN</b>	Plastic DIP
<b>IN74HC4052AD</b>	SOIC

$T_A = -55^\circ$  to  $125^\circ$  C for all packages

### PIN ASSIGNMENT



### FUNCTION TABLE

Control Inputs		ON Channels		
Enable	Select		Y0	X0
	B	A		
L	L	L	Y0	X0
L	L	H	Y1	X1
L	H	L	Y2	X2
L	H	H	Y3	X3
H	X	X	None	

H = high level

L = low level

X = don't care

**MAXIMUM RATINGS\***

<b>Symbol</b>	<b>Parameter</b>	<b>Value</b>	<b>Unit</b>
V <sub>CC</sub>	Positive DC Supply Voltage (Referenced to GND) (Referenced to V <sub>EE</sub> )	-0.5 to +7.0 -0.5 to +14.0	V
V <sub>EE</sub>	Negative DC Supply Voltage (Referenced to GND)	-7.0 to +0.5	V
V <sub>IS</sub>	Analog Input Voltage	V <sub>EE</sub> - 0.5 to V <sub>CC</sub> +0.5	V
V <sub>IN</sub>	Digital Input Voltage (Referenced to GND)	-1.5 to V <sub>CC</sub> +1.5	V
I	DC Input Current Into or Out of Any Pin	±25	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic DIP+ SO Package+	750 500	mW
T <sub>tsg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SO Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SO Package: - 7 mW/°C from 65° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

<b>Symbol</b>	<b>Parameter</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>	
V <sub>CC</sub>	Positive Supply Voltage (Referenced to GND) (Referenced to V <sub>EE</sub> )	2.0 2.0	6.0 12.0	V	
V <sub>EE</sub>	Negative DC Supply Voltage (Referenced to GND)	- 6.0	GND	V	
V <sub>IS</sub>	Analog Input Voltage	V <sub>EE</sub>	V <sub>CC</sub>	V	
V <sub>IN</sub>	Digital Input Voltage (Referenced to GND)	GND	V <sub>CC</sub>	V	
V <sub>IO</sub> *	Static or Dynamic Voltage Across Switch	-	1.2	V	
T <sub>A</sub>	Operating Temperature, All Package Types	-55	+125	°C	
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Channel Select or Enable Inputs) (Figure 5)	V <sub>CC</sub> =2.0 V V <sub>CC</sub> =4.5 V V <sub>CC</sub> =6.0 V	0 0 0	1000 500 400	ns

\* For voltage drops across the switch greater than 1.2 V (switch on), excessive V<sub>CC</sub> current may be drawn; i. e., the current out of the switch may contain both V<sub>CC</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range indicated in the Recommended Operating Conditions..

Unused digital input pins must be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused Analog I/O pins may be left open or terminated.

**DC ELECTRICAL CHARACTERISTICS** Digital Section (Voltages Referenced to GND)  $V_{EE} = \text{GND}$ ,  
Except Where Noted

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	$V_{CC}$ <b>V</b>	<b>Guaranteed Limit</b>			<b>Unit</b>
				$-55^{\circ}\text{C}$ to $25^{\circ}\text{C}$	$\leq 85^{\circ}\text{C}$	$\leq 125^{\circ}\text{C}$	
$V_{IH}$	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	$R_{ON} = \text{Per Spec}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
$V_{IL}$	Maximum Low -Level Input Voltage, Channel-Select or Enable Inputs	$R_{ON} = \text{Per Spec}$	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
$I_{IN}$	Maximum Input Leakage Current, Channel-Select or Enable Inputs	$V_{IN} = V_{CC}$ or GND, $V_{EE} = -6.0\text{ V}$	6.0	$\pm 0.1$	$\pm 1.0$	$\pm 1.0$	$\mu\text{A}$
$I_{CC}$	Maximum Quiescent Supply Current (per Package)	Channel Select = $V_{CC}$ or GND Enable = $V_{CC}$ or GND $V_{IS} = V_{CC}$ or GND $V_{IO} = 0\text{ V}$ $V_{EE} = \text{GND}$ $V_{EE} = -6.0\text{ V}$	6.0 6.0	2 8	20 80	40 160	$\mu\text{A}$

**DC ELECTRICAL CHARACTERISTICS** Analog Section

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	$V_{CC}$ <b>V</b>	$V_{EE}$ <b>V</b>	<b>Guaranteed Limit</b>			<b>Unit</b>
					$25^{\circ}\text{C}$ to $-55^{\circ}\text{C}$	$\leq 85^{\circ}\text{C}$	$\leq 125^{\circ}\text{C}$	
$R_{ON}$	Maximum “ON” Resistance	$V_{IN} = V_{IL}$ or $V_{IH}$ $V_{IS} = V_{CC}$ to $V_{EE}$ $I_S \leq 2.0\text{ mA}$	4.5 4.5 6.0	0.0 -4.5 -6.0	190 120 100	240 150 125	280 170 140	$\Omega$
		$V_{IN} = V_{IL}$ or $V_{IH}$ $V_{IS} = V_{CC}$ or $V_{EE}$ (Endpoints) $I_S \leq 2.0\text{ mA}$	4.5 4.5 6.0	0.0 -4.5 -6.0	150 100 80	190 125 100	230 140 115	
$\Delta R_{ON}$	Maximum Difference in “ON” Resistance Between Any Two Channels in the Same Package	$V_{IN} = V_{IL}$ or $V_{IH}$ $V_{IS} = 1/2(V_{CC} - V_{EE})$ $I_S \leq 2.0\text{ mA}$	4.5 4.5 6.0	0.0 -4.5 -6.0	30 12 10	35 15 12	40 18 14	$\Omega$
$I_{OFF}$	Maximum Off- Channel Leakage Current, Any One Channel	$V_{IN} = V_{IL}$ or $V_{IH}$ $V_{IO} = V_{CC} - V_{EE}$ Switch Off	6.0	-6.0	0.1	0.5	1.0	$\mu\text{A}$
	Maximum Off- Channel Leakage Current, Common Channel	$V_{IN} = V_{IL}$ or $V_{IH}$ $V_{IO} = V_{CC} - V_{EE}$ Switch Off	6.0	-6.0	0.1	1.0	2.0	
$I_{ON}$	Maximum On- Channel Leakage Current, Channel to Channel	$V_{IN} = V_{IL}$ or $V_{IH}$ Switch to Switch = $V_{CC} - V_{EE}$	6.0	-6.0	0.1	1.0	2.0	$\mu\text{A}$

AC ELECTRICAL CHARACTERISTICS( $C_L=50\text{pF}$ , Input  $t_r=t_f=6.0\text{ ns}$ )

Symbol	Parameter	$V_{CC}$ V	Guaranteed Limit			Unit	
			25 °C to -55°C	≤85°C	≤125°C		
$t_{PLH}, t_{PHL}$	Maximum Propagation Delay, Channel-Select to Analog Output (Figures 1 and 2)	2.0 4.5 6.0	370 74 63	465 93 79	550 110 94	ns	
$t_{PLH}, t_{PHL}$	Maximum Propagation Delay , Analog Input to Analog Output (Figures 3 and 4)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns	
$t_{PLZ}, t_{PHZ}$	Maximum Propagation Delay , Enable to Analog Output (Figures 5 and 6)	2.0 4.5 6.0	290 58 49	364 73 62	430 86 73	ns	
$t_{PZL}, t_{PZH}$	Maximum Propagation Delay , Enable to Analog Output (Figures 5 and 6)	2.0 4.5 6.0	345 69 59	435 87 74	515 103 87	ns	
$t_{PLZ}, t_{PHZ},$ $t_{PZL}, t_{PZH}$	Maximum Propagation Delay, Channel-Select to Analog Input (Figures 5 and 6)	2.0 4.5 6.0	370 74 63	465 93 79	550 110 94		
$C_{IN}$	Maximum Input Capacitance, Channel-Select or Enable Inputs	-	10	10	10	pF	
$C_{IO}$	Maximum Capacitance Analog I/O Common O/I Feedthrough	All Switches Off	-	35	35	35	pF
			-	80	80	80	
			-	1.0	1.0	1.0	

$C_{PD}$	Power Dissipation Capacitance (Per Package)	Typical @25°C, $V_{CC}=5.0\text{ V}$ , $V_{EE}=0\text{ V}$	pF
	Used to determine the no-load dynamic power consumption: $P_D=C_{PD}V_{CC}^2f+I_{CC}V_{CC}$	80	

## ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0.0 V)

Symbol	Parameter	Test Conditions	V <sub>CC</sub>	V <sub>EE</sub>	Limit	Unit
			V	V	25 °C	
B <sub>W</sub>	Maximum On-Channel Bandwidth or Minimum Frequency Response	f <sub>in</sub> =1 MHz Sine Wave Adjust f <sub>in</sub> Voltage to Obtain 0 dBm at V <sub>OS</sub> Increase f <sub>in</sub> Frequency Until dB Meter Reads -3 dB R <sub>L</sub> =50 Ω, C <sub>L</sub> =10 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00	95 95 95	MHz
K <sub>Doff</sub>	Off-Channel Feedthrough Isolation	f <sub>in</sub> = Sine Wave Adjust f <sub>in</sub> Voltage to Obtain 0 dBm at V <sub>IS</sub> f <sub>in</sub> = 10 kHz, R <sub>L</sub> =600 Ω, C <sub>L</sub> =50 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00	-50 -50 -50	dB
		2.25 4.50 6.00	-2.25 -4.50 -6.00	-40 -40 -40		
		2.25 4.50 6.00	-2.25 -4.50 -6.00	25 105 135		
		2.25 4.50 6.00	-2.25 -4.50 -6.00	35 145 190		
		2.25 4.50 6.00	-2.25 -4.50 -6.00	-50 -50 -50		
		2.25 4.50 6.00	-2.25 -4.50 -6.00	-60 -60 -60		
V <sub>AO/I</sub>	Feedthrough Noise, Channel Select Input to Common O/I	f <sub>in</sub> ≤ 1 MHz Square Wave (t <sub>r</sub> = t <sub>f</sub> = 6 ns) Adjust R <sub>L</sub> at Setup so that I <sub>S</sub> = 0 A Enable = GND R <sub>L</sub> =600 Ω, C <sub>L</sub> =50 pF R <sub>L</sub> =10 Ω, C <sub>L</sub> =10 pF	2.25 4.50 6.00 2.25 4.50 6.00	-2.25 -4.50 -6.00 -2.25 -4.50 -6.00	25 105 135 35 145 190	mVpp
K <sub>Don</sub>	Crosstalk Between Any Two Switches	f <sub>in</sub> = Sine Wave Adjust f <sub>in</sub> Voltage to Obtain 0 dBm at V <sub>IS</sub> f <sub>in</sub> = 10 kHz, R <sub>L</sub> =600 Ω, C <sub>L</sub> =50 pF  f <sub>in</sub> = 1 MHz, R <sub>L</sub> =50 Ω, C <sub>L</sub> =10 pF	2.25 4.50 6.00 2.25 4.50 6.00	-2.25 -4.50 -6.00 -2.25 -4.50 -6.00	-50 -50 -50 -60 -60 -60	dB
THD	Total Harmonic Distortion	f <sub>in</sub> = 1 kHz, R <sub>L</sub> =10 kΩ, C <sub>L</sub> =50 pF THD = THD <sub>Measured</sub> - THD <sub>Source</sub> V <sub>IS</sub> =4.0 V <sub>PP</sub> sine wave V <sub>IS</sub> =8.0 V <sub>PP</sub> sine wave V <sub>IS</sub> =11.0 V <sub>PP</sub> sine wave	2.25 4.50 6.00	-2.25 -4.50 -6.00	0.10 0.08 0.05	%





Figure 1. Switching Waveforms



\* Includes all probe and jig capacitance.

Figure 2. Test Set-Up, Channel Select to Analog Out





Figure 3. Switching Waveforms



\* Includes all probe and jig capacitance.

Figure 4. Test Set-Up, Analog In to Analog Out




Figure 5. Switching Waveforms







Figure 6. Test Set-Up, Enable to Analog Out


## EXPANDED LOGIC DIAGRAM






**N SUFFIX PLASTIC DIP  
(MS - 001BB)**
**NOTES:**

- Dimensions "A", "B" do not include mold flash or protrusions.

Maximum mold flash or protrusions 0.25 mm (0.010) per side.



Symbol	Dimension, mm	
	MIN	MAX
A	18.67	19.69
B	6.1	7.11
C		5.33
D	0.36	0.56
F	1.14	1.78
G		2.54
H		7.62
J	0°	10°
K	2.92	3.81
L	7.62	8.26
M	0.2	0.36
N	0.38	

**D SUFFIX SOIC  
(MS - 012AC)**


Symbol	Dimension, mm	
	MIN	MAX
A	9.8	10
B	3.8	4
C	1.35	1.75
D	0.33	0.51
F	0.4	1.27
G		1.27
H		5.72
J	0°	8°
K	0.1	0.25
M	0.19	0.25
P	5.8	6.2
R	0.25	0.5

**NOTES:**

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.