

## DUAL MONOSTABLE MULTIVIBRATOR


The IN74HC221A is identical in pinout to the LS/ALS221. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.

There are two trigger inputs, A INPUT (negative edge) and B INPUT (positive edge). These inputs are valid for rising/falling signals

The device may also be triggered by using the RESET input (positive-edge) because of the Schmitt-trigger input; after triggering the output maintains the MONOSTABLE state for the time period determined by the external resistor  $R_{EXT}$  and capacitor  $C_{EXT}$ . Taking RESET low breaks this MONOSTABLE STATE. If the next trigger pulse occurs during the MONOSTABLE period it makes the MONOSTABLE period longer.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 3.0 to 6.0 V
- Low Input Current: 1.0  $\mu$ A
- High Noise Immunity Characteristic of CMOS Devices


### LOGIC DIAGRAM



#### Note

- (1)  $C_{EXT}$ ,  $R_{EXT}$ ,  $D_{EXT}$  are external components.
- (2)  $D_{EXT}$  is a clamping diode.

The external capacitor is charged to  $V_{CC}$  in the stand-by state, i.e. no trigger. When the supply voltage is turned off  $C_x$  is discharged mainly through an internal parasitic diode. If  $C_x$  is sufficiently large and  $V_{CC}$  decreases rapidly, there will be some possibility of damaging the I.C. with a surge current or latch-up. If the voltage supply filter capacitor is large enough and  $V_{CC}$  decrease slowly, the surge current is automatically limited and damage the I.C. is avoided. The maximum forward current of the parasitic diode is approximately 20 mA.



### ORDERING INFORMATION

IN74HC221AN Plastic  
 IN74HC221AD SOIC  
 IZ74HC221AZ Chip  
 $T_A = -55^\circ$  to  $125^\circ$  C for all packages

### PIN ASSIGNMENT

1A	1 ○	16	$V_{CC}$
1B	2	15	$1R_{EXT}/C_{EXT}$
1RESET	3	14	$1C_{EXT}$
1Q	4	13	$1Q$
2Q	5	12	$2Q$
$2C_{EXT}$	6	11	$2R_{EXT}/C_{EXT}$
$2R_{EXT}/C_{EXT}$	7	10	$2B$
GND	8	9	$2A$

### FUNCTION TABLE

Inputs			Outputs		Note
$\bar{A}$	B	RESET	Q	$\bar{Q}$	
—	H	H	—	—	Output Enable
X	L	H	L*	H*	Inhibit
H	X	H	L*	H*	Inhibit
L	—	H	—	—	Output Enable
L	H	—	—	—	Output Enable
X	X	L	L	H	Inhibit

X = don't care

\* - except for monostable period

# IN74HC221A

---

## MAXIMUM RATINGS\*

Symbol	Parameter	Value	Unit
$V_{CC}$	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
$V_{IN}$	DC Input Voltage (Referenced to GND)	-1.5 to $V_{CC} + 1.5$	V
$V_{OUT}$	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
$I_{IN}$	DC Input Current, per Pin $A, B, \overline{RESET}$ $C_{EXT}, R_{EXT}$	$\pm 20$ $\pm 30$	mA
$I_{OUT}$	DC Output Current, per Pin	$\pm 25$	mA
$I_{CC}$	DC Supply Current, $V_{CC}$ and GND Pins	$\pm 50$	mA
$P_D$	Power Dissipation in Still Air, Plastic DIP** SOIC Package**	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
$T_L$	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

\*\*Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
$V_{CC}$	DC Supply Voltage (Referenced to GND)	3.0 *	6.0	V
$V_{IN}, V_{OUT}$	DC Input Voltage, Output Voltage (Referenced to GND)	0	$V_{CC}$	V
$T_A$	Operating Temperature, All Package Types	-55	+125	°C
$t_r, t_f$	Input Rise and Fall Time - $\overline{RESET}$ $V_{CC} = 2.0$ V (Figure 2)	0	1000	ns
	$V_{CC} = 4.5$ V $V_{CC} = 6.0$ V	0 0 0	500 400	
$\overline{AA}$ or B		-	No Limit	
$R_X$	External Timing Resistor $V_{CC} < 4.5$ V $V_{CC} \geq 4.5$ V	10 2.0	1000 1000	kΩ
$C_X$	External Timing Capacitor	0	No Limit	μF

\* The IN74HC221 will function at 2.0 V but for optimum pulse width stability,  $V_{CC}$  should be above 3.0 V.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range  $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

# IN74HC221A

---

## DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	$V_{CC}$ V	Guaranteed Limit			Unit
				-55°C to 25 °C	≤85 °C	≤125 °C	
$V_{IL}$	Maximum Low - Level Input Voltage	$V_{OUT} \leq 0.1$ V or $V_{CC}=0.1$ V $ I_{OUT}  \leq 20 \mu A$	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
$V_{IH}$	Minimum High-Level Input Voltage	$V_{OUT} \leq 0.1$ V or $V_{CC}=0.1$ V $ I_{OUT}  \leq 20 \mu A$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
$V_{OL}$	Maximum Low-Level Output Voltage	$V_{IN}=V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 20 \mu A$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{IN}=V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 4.0$ mA	4.5	0.26	0.33	0.4	
		$V_{IN}=V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 5.2$ mA	6.0	0.26	0.33	0.40	
$V_{OH}$	Minimum High-Level Output Voltage	$V_{IN}=V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq -20 \mu A$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{IN}=V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq -4.0$ mA	4.5	3.98	3.84	3.70	
		$V_{IN}=V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq -5.2$ mA	6.0	5.48	5.34	5.2	
$I_{IL}$	Maximum Low-Level Output Current	$V_{IL}=GND$ $V_{IH}=V_{CC}$	6.0	-0.1	-1.0	-1.0	μA
$I_{IH}$	Minimum High-Level Input Current	$V_{IL}=GND$ $V_{IH}=V_{CC}$	6.0	0.1	1.0	1.0	μA
$I_{CC}$	Maximum Quiescent Supply Current (per Package) Standby State	$V_{IL}=GND$ $V_{IH}=V_{CC}$ $I_{OUT}=0 \mu A$	6.0	8.0	80	160	μA
$I_{CC1}$	Maximum Supply Current (per Package) Active State	$V_{IL}=GND$ $V_{IH}=V_{CC}$ $I_{OUT}=0 \mu A$ $V_{IN} = 0.5 V_{CC}$	2.0 4.5 6.0	0.08 1.0 2.0	0.11 1.3 2.6	0.13 1.6 3.2	mA

# IN74HC221A


## AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	Guaranteed Limit			Unit	
				-55°C to 25°C	≤85 °C	≤125 °C		
$t_{PHL}$	Maximum Propagation Delay	A, B - $\bar{Q}$	$V_{IL}=0$ V $V_{IH}=V_{CC}$ $t_{LH}=t_{HL}=6$ ns	2.0 4.5 6.0	180 36 31	225 45 38	270 54 46	ns
		$RESET - Q$	$C_L=50$ pF $C_{EXT}=0$ $R_{EXT}=5 \text{ k}\Omega$	2.0 4.5 6.0	180 36 31	225 45 38	270 54 46	
		$RESET - \bar{Q}$		2.0 4.5 6.0	195 39 33	245 49 42	295 59 50	
	Maximum Propagation Delay	A, B - Q	$V_{IL}=0$ V $V_{IH}=V_{CC}$ $t_{LH}=t_{HL}=6$ ns	2.0 4.5 6.0	220 44 37	275 55 47	330 66 56	
		$RESET - Q$	$C_L=50$ pF $C_{EXT}=0$ $R_{EXT}=5 \text{ k}\Omega$	2.0 4.5 6.0	245 49 42	305 61 52	370 74 63	
		$RESET - \bar{Q}$		2.0 4.5 6.0	200 40 34	250 50 43	300 60 51	
$t_{TLH}, t_{THL}$	Maximum Output Transition Time, Any Output(Figures 2 and 3)		$V_{IL}=0$ V $V_{IH}=V_{CC}$ $t_{LH}=t_{HL}=6$ HC $C_L=50$ pF	2.0 4.5 6.0	75 16 14	95 20 17	110 22 20	ns
$C_{IN}$	Maximum Input Capacitance	A, B, $RESET$ $C_x, R_x$		-	10 20	10 20	10 20	pF
$C_{PD}$	Power Dissipation (Per Multivibrator) $P_D=C_{PD}V_{CC}^2f+I_{CC}V_{CC}$			5.0	180*			pF
$t_{rec}$	Minimum Recovery Time, Inactive to A or B (Figure 2)		$V_{IL}=0$ V $V_{IH}=V_{CC}$ $t_{LH}=t_{HL}=6$ HC $C_L=50$ pF	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
$t_w$	Minimum Pulse Width	A, $RESET$	$V_{IL}=0$ V $V_{IH}=V_{CC}$ $t_{LH}=t_{HL}=6$ ns	2.0 4.5 6.0	25 9 7	95 19 16	110 22 19	ns
		B	$C_L=50$ pF $C_{EXT}=0$ $R_{EXT}=5 \text{ k}\Omega$	2.0 4.5 6.0	30 11 9	115 23 20	135 27 23	
$t_{WQ}$	Minimum Pulse Width (Figure 4)		$C_{EXT} = 0$ nΦ $R_{EXT}=5 \text{ k}\Omega$	5.0	105*			ns
			$C_{EXT} = 1$ nF $R_{EXT}=10 \text{ k}\Omega$	2.0 4.5 6.0	0.80* 0.75* 0.70*			μs
			$C_{EXT} = 1$ μF $R_{EXT}=10 \text{ k}\Omega$	2.0 4.5 6.0	80* 75* 70*			


\*  $T_A=25\pm10^\circ\text{C}$




# IN74HC221A



**Figure 1. Switching Waveforms**



**Figure 2. Switching Waveforms**




\*Includes all probe and jig capacitance


**Figure 3. Test Circuit**

# IN74HC221A

## TIMING DIAGRAM




## EXPANDED LOGIC DIAGRAM



# IN74HC221A

## CHIP PAD DIAGRAM IZ74HC221A



Pad size  $0.106 \times 0.106$  mm (Pad size is given as per passivation layer)  
Thickness of chip  $0.46 \pm 0.02$  mm

## PAD LOCATION

Pad No	Symbol	X	Y
01	1A	0.152	0.419
02	1B	0.157	0.132
03	1RESET	0.458	0.134
04	1Q	0.715	0.122
05	2Q	1.310	0.122
06	2C <sub>EXT</sub>	1.585	0.122
07	2R <sub>EXT</sub> /C <sub>EXT</sub>	1.836	0.132
08	GND	1.847	0.690
09	2A	1.836	1.275
10	2B	1.837	1.562
11	2RESET	1.536	1.560
12	2Q	1.278	1.572
13	1Q	0.684	1.572
14	1C <sub>EXT</sub>	0.408	1.572
15	1R <sub>EXT</sub> /C <sub>EXT</sub>	0.158	1.562
16	V <sub>CC</sub>	0.147	1.004